Notice of References Cited

Application/Control No.

O9/116,138

Examiner

Anh D. Mai

Applicant(s)/Patent Under
Reexamination
ANTHONY ET AL.

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	Α	US-5,677,015-	10-1997	Hasegawa	427	576
	В	US				
	С	US				
	D	US	_			
	Е	US				-
	F	US				
	G	US				
	Н	US				
	-	US				
	٦	US				
	К	US				
	L	US				×
	М	US				

FOREIGN PATENT DOCUMENTS

	TOTALION I ATENT BOOMERTO								
*		Document Number Date Country Code-Number-Kind Code MM-YYYY Country		Name	Classification				
	N								
	0								
	Р								
	Q								
	R								
	S								
	Т								

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	U	Madan S., DRAM Plate Electrode Bias Optimization for Reducing Leakage Current in UV-O3 and O2 Annealed CVD Deposited Ta2O5 Dielectric Films. 1995 IEEE, pp. 1871-1873.						
	V	Wolf et al., Silicon Processing for the VLSI Era. 1986 Lattice Press, Vol. 1, pp. 388-396.						
	w	Ghandhi S. VLSI Fabrication Principles. John Wiley & Sons, Inc. 1994, pp. 539-545.						
	х							

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.